ForgeApply · Job listing
Sr. Principal Product Engineer, RTL-GDSII
Cadence
Tailor your resume to this posting in about a minute.
ForgeApply tailors your resume and cover letter to this exact posting, then hands you a ready-to-submit application for Cadence's site. Free trial, no card required.
About this role
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. This position presents an exciting opportunity within Cadence’s Digital and Signoff Group (DSG) for a Product Engineer. In this dynamic environment, you’ll collaborate closely with R&D, Application Engineering & product marketing teams to help drive the development of advanced chip design software tools. Your responsibilities will include: • Provide place-and-route expertise to both Cadence customers and internal development teams • PPA benchmarking on customer and foundry test cases • Evaluate impact of new features on PPA • Be a liaison for new features between customer/foundry and R&D development teams • Develop point solutions with scripting • Data mining and analysis to uncover PPA limiting issues and identify optimization opportunities
Minimum Qualifications: • A Bachelor or Master’s degree in EE/CS or equivalent major (Masters level preferred) • A minimum of 10 years of hands on experience with any industry standard place-and-route tools (7 years with Master Degree) • A good understanding of the RTL-GDSII flow • A good understanding of the PDK and DK collaterals • Firm understanding of Timing and power analysis • Good scripting skills • Must be legally eligible to work in the US
We’re doing work that matters. Help us solve what others can’t.
Salary insight
This posting doesn't disclose pay. Across 410 Austin jobs with disclosed salaries on ForgeApply, the median is $185k.
Based on live postings with disclosed pay on ForgeApply; refreshed daily. Not an estimate of this employer's offer.
Ready to apply to Cadence?
Tailor my resume for this roleSimilar jobs
- Application Engineer, RTL2GDS Sr Director — Cadence · SAN JOSE
- Principal Digital RTL Engineer — Asteralabs · San Jose, California, United States
- Sr. Engineer, CPU RTL Design — Tenstorrent · Austin, Texas, United States; Santa Clara, California, United States
- IC RTL2GDS Architect, AE — Cadence · SAN JOSE
- Sr. Staff SoC RTL Engineer — Ambiqmicroinc · Austin, Texas, United States
- Staff Engineer, RTL Implementation — Tenstorrent · Austin, Texas, United States; Santa Clara, California, United States
- Sr. Product Engineer — Helpscout · Remote
- IC/RTL Design Engineer — Lumilens · San Jose
More like this: More jobs at Cadence · Browse all jobs