ForgeApply
Try it free

ForgeApply · Job listing

Senior Manager, Mixed-Signal and Systems Validation

Broadcom

USA-CA San Jose Innovation Drive | USA-CA Irvine Alton Parkway Bldg 2 | USA-Colorado-Fort Collins-4380 Ziegler Road, USonsite

Tailor your resume for this Broadcom job in about a minute.

ForgeApply tailors your resume and cover letter to this exact posting, then hands you a ready-to-submit application for Broadcom's site. Free trial, no card required.

About this role

Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) 2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

We are seeking a highly technical Senior Manager to lead a world-class engineering team responsible for the post-silicon validation, mixed-signal IP verification, and system-level testing of next-generation Hard Disk Drive (HDD) Read Channels and advanced AI ASICs.

In this role, you will bridge the gap between silicon design and system deployment. You will work with the team to develop test strategies for the HDD read channel, mixed-signal IPs—including high-speed ADCs, PLLs, and feedback loops— and AI ASICs to ensure the systems meet the required standards of performance, reliability, and quality.   Key Responsibilities Team Leadership & People Management • Lead & Mentor: Manage and mentor a talented team of validation and system integration engineers, fostering a culture of innovation, accountability, and continuous growth.

• Resource Allocation: Oversee project scheduling, resource planning, and budget management to ensure milestones are met on time and within scope.

• Cross-Functional Collaboration: Partner closely with ASIC Design, Architecture, Firmware, and Product Engineering teams to align on validation requirements and resolve complex technical issues.

HDD Read Channel & AI ASIC Validation • Validation Strategy: Define and execute comprehensive pre-silicon and post-silicon validation plans for complex HDD Read Channels and high-performance AI ASICs. Pre-silicon validation is accomplished with Palladium and Zebu emulators, post silicon validation is on the ASICs using test systems designed for the devices. 

• Silicon Bring-up: Lead the bring-up, characterization, and debugging of new silicon in the lab, identifying and root-causing hardware and architectural flaws.

• Test Automation: Drive the development of scalable, automated test infrastructure and methodologies to improve test coverage and execution efficiency.

Qualifications & Requirements Education & Experience • Education: Master’s (MS) or Ph.D. in Electrical Engineering, Computer Engineering, or a closely related technical field.

• Technical Experience: 15+ years of experience in read channel/HDD design/validation, post-silicon validation, mixed-signal IC characterization, or system engineering.

• Managerial Experience: 5+ years managing technical team of engineers.

• Leadership: Proven track record of managing, leading, and building high-performing technical engineering teams.

Technical Expertise • Deep understanding of HDD architectures , signal processing, and Read Channel technologies and systems validation.

• Strong technical understanding of ADCs, PLLs, Continuous-Time Filters, and closed-loop feedback systems.

• Understanding AI/ML ASICs and accelerators .

• Strong expertise in System-Level Testing (SLT) , board-level debugging, and lab equipment (oscilloscopes, logic analyzers, protocol analyzers).

• Proficient in test automation languages (e.g., Python , MATLAB) and lab equipment automation.

• Strong data analysis skills to interpret complex silicon characterization data.

Leadership Competencies • Excellent communication and presentation skills, with the ability to translate complex technical concepts for executive leadership and stakeholders.

• Strong problem-solving skills and a data-driven approach to debugging and decision-making

Compensation and Benefits

The annual base salary range for this position is USD 167,500.00 To USD 268,000.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Salary insight

This posting doesn't disclose pay. Across 7,499 San Francisco jobs with disclosed salaries on ForgeApply, the median is $200k.

Based on live postings with disclosed pay on ForgeApply; refreshed daily. Not an estimate of this employer's offer.

Tailor your resume for this Broadcom role before you apply.

Tailor my resume for this job

Similar jobs

More like this: More jobs at Broadcom · Browse all jobs

Free ATS checker · No Salary on the Job Posting? How to Find the Number Before You Interview