ForgeApply · Job listing
Principal Engineer, GPU Design Verification (Subsystems)
Samsung Electronics
Tailor your resume for this Samsung Electronics job in about a minute.
ForgeApply tailors your resume and cover letter to this exact posting, then hands you a ready-to-submit application for Samsung Electronics's site. Free trial, no card required.
About this role
Position Summary
Samsung, a world leader in advanced semiconductor technology, is founded on a simple philosophy – the endless pursuit of excellence will create a better world for all. At Samsung Austin Research and Development Center (SARC) and Advanced Computing Lab (ACL), we are building a center of excellence for Intellectual Property (IP) that is applied to high-performance computing devices (mobile, automotive, and other custom market segments) consumed by millions of people around the world. Come build with us! Role and Responsibilities
As a Principal GPU Design Verification Engineer – Subsystems, you will lead the verification of one or more GPU subsystems for Samsung’s next-generation mobile GPU.
In this high-impact and highly visible technical leadership role, you will define verification strategy and contribute hands-on to validating complex subsystem designs, ensuring functional correctness, performance integrity, and architectural intent. You bring deep expertise in GPU design verification, strong block- and subsystem-level architectural understanding, and a collaborative leadership style that aligns architecture, design, and software teams while supporting concurrent development cycles.
• You are a domain expert in multiple areas of subsystem-level verification. You lead verification strategy and execution for one or more GPU subsystems by developing comprehensive verification plans, defining verification goals, coverage metrics, and sign-off criteria aligned with architectural specifications and integration requirements.
• You excel at architecting and implementing advanced verification environments. You design, develop, and maintain scalable verification testbenches using SystemVerilog, UVM, and C++, developing test code in parallel with RTL and applying constrained-random testing, coverage-driven verification, and assertion-based techniques to validate complex block and subsystem behaviors.
• You elevate functional and performance excellence across subsystem coverage. You advance verification methodologies, tools, and automation to improve efficiency and quality, while creating targeted and scalable test scenarios that stress interactions across multiple blocks, interfaces, and data paths within the subsystem.
• You drive complex debug and issue resolution by leading team to analyze failures spanning blocks within a subsystem, identify root causes, and spearhead cross-functional collaboration to ensure verification aligns with architectural intent and system-level integration expectations.
• You inspire high performance by mentoring engineers, fostering a culture of ownership and innovation, and enabling mobility across blocks and subsystems to broaden technical depth and grow verification expertise.
Skills and Qualifications
• 15+ years of experience with a Bachelor’s degree in Computer Science/Engineering or related field, or 13+ years with a Master’s degree, or 11+ years with a Ph.D.
• 10+ years of hands-on experience in GPU, CPU, or advanced semiconductor design verification
• Deep understanding of computer architecture and GPU subsystem design , including block-level and subsystem-level integration
• Strong programming skills in C/C++, Python, Perl, or equivalent.
• Deep expertise in SystemVerilog and UVM , including constrained-random testing, functional coverage, and assertions.
• Experience with building configurable UVM testbenches for reuse across design hierarchies, ensuring a block-level environment can seamlessly transition into a system-level environment.
• Proven track record of achieving multiple first-pass silicon success.
• Proven experience driving verification strategy and execution for multiple subsystem blocks and verification closure across interfaces.
• Excellent debugging, analytical, and problem-solving skills, with proven ability to identify bottlenecks, propose solutions and guide teams through implementation.
• Excellent communication and collaboration skills, with the ability to navigate ambiguity and influence in a fast-paced, global team environment.
Nice to have: • Knowledge of memory subsystem or coherent interconnects is a plus.
• Experience with performance-aware verification or performance profiling.
• Hardware modeling or emulation experience.
• Demonstrated passion for learning modern graphics architectures and evolving GPU technologies.
Our Team
The GPU Design Verification team at SARC/ACL owns verification coverage for Samsung’s current and next-generation mobile GPUs. Our work spans across three areas: Graphic Core, Subsystem Verification, and Formal Verification. As a globally distributed team, we work closely with architecture, design, software, emulation, and system-level partners to ensure GPU designs function effectively as a complete system. Our Xclipse GPU is the first mobile GPU with ray tracing technology that enables console-level graphics for Samsung Galaxy smartphones.
You will join a diverse, collaborative organization to work on concurrent annual development lifecycles and see your work delivered in real consumer technologies. Here you’ll help build what’s next, broaden your expertise, and solve impactful challenges in a supportive environment that values collaboration, continuous learning, and growth.
Total Rewards
At Samsung – SARC/ ACL, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $221,700 and $364,800. Your actual base pay will depend on variables that may include your education skills, qualifications, experience, and work location.
Samsung employees have access to benefits including: medical, dental, vision, life insurance, 401(k), onsite lunch, employee purchase program, tuition assistance (after 6 months), paid time off, student loan program, wellness incentives, and many more. In addition, regular full-time employ
Salary insight
This posting doesn't disclose pay. Across 7,909 San Francisco jobs with disclosed salaries on ForgeApply, the median is $200k.
Based on live postings with disclosed pay on ForgeApply; refreshed daily. Not an estimate of this employer's offer.
Tailor your resume for this Samsung Electronics role before you apply.
Tailor my resume for this jobSimilar jobs
- Staff Engineer, GPU Design Verification (Subsystems) — Samsung Electronics · Austin, TX | San Jose, CA
- Senior Staff Engineer, GPU Design Verification (Formal Verification) — Samsung Electronics · San Jose, CA
- Senior Engineer, GPU Graphic Core Performance Verification — Samsung Electronics · San Jose, CA
- Staff Engineer, GPU Graphic Core Performance Verification — Samsung Electronics · San Jose, CA
- Principal Engineer, Design Verification - DDR Memory Subsystems — Altera · San Jose, California, United States
- Principal Engineer, Design Verification — Analog Devices · Durham, NC | TX, Austin, Plaza on the Lake
- Principal Engineer, Design Verification Engineering — Analog Devices · TX, Austin, Plaza on the Lake
- GPU Design Verification Engineer (GCDV) — Samsung Electronics · San Jose, CA | Austin, TX
More like this: More jobs at Samsung Electronics · Browse all jobs
Free ATS checker · No Salary on the Job Posting? How to Find the Number Before You Interview