Post silicon validation engineer

About this role

Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) 2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

We are seeking a Post-Silicon Validation Engineer to drive the bring-up, characterization, and debugging of our next-generation Ethernet and PCIe Retimer chips . This role heavily focuses on advanced Ethernet physical layer (PHY) validation, ensuring our silicon meets rigorous IEEE networking standards and high-speed interoperability requirements. Key Responsibilities • Ethernet & PCIe Validation: Hands-on bring-up of multi-rate Retimer ICs. • Compliance & Interoperability: Validate Ethernet (100G/400G/800G) and PCIe (Gen 5/6) for IEEE and PCI-SIG compliance. • Automation: Build Python-based automated test frameworks for Ethernet throughput, BER, and control path testing which includes ARM based micros and GPIO/MDIO/I2C protocols. • Network Debugging: Root-cause complex silicon, link training, and firmware bugs using protocol analyzers and traffic generators.

Technical Qualifications • Ethernet Domain Knowledge: Expertise in Ethernet PHY architecture, PAM4/NRZ signaling, FEC (Forward Error Correction), Auto-Negotiation, and Link Training . • Lab Equipment: Proficiency with high-bandwidth Oscilloscopes, BERTs, Ethernet Traffic Generators/Network Analyzers (e.g., Ixia, Spirent), and PCIe Analyzers. • Programming/Scripting: Strong Python for lab automation and data analysis, plus C/C++ for low-level register manipulation.

Education and Experience • Bachelors in Engineering and 8+ years of related experience or Masters degree in Engineering and 6+ years of related experience

Compensation and Benefits

The annual base salary range for this position is USD 101,000.00 To USD 162,000.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Similar jobs

• Post-Silicon Validation Engineer — Analog Devices · Wilmington, MA
• Post-Silicon Validation Engineer — Etched · San Jose
• Silicon Validation Engineer — Intel · Folsom, California, United States
• Post-silicon Validation and Debug Engineer — Intel · Hillsboro, Oregon, United States | Folsom, California, United States
• Silicon Validation & Characterization Engineer — Nexperia · Dallas
• Product Engineer, Silicon Validation — Etched · San Jose
• Principal Silicon Validation Engineer — Asteralabs · San Jose, California, United States
• Memory Silicon Validation Engineer — Broadcom · USA-Mendota Heights-Northland