ForgeApply · Job listing
PD - Sr Staff - Physical Verification Lead | Signoff & DRC
Eliyan
Apply in about a minute — without sacrificing quality.
ForgeApply autofills this application and tailors your resume to this exact posting. You review everything before it's sent. Free trial, no card required.
About this role
ABOUT THE ROLE As a Sr Staff / Principal CAD & Design Methodology Engineer, you will be the technical architect of RTL-to-GDSII flows and digital design infrastructure for advanced SoC products. You will define and deploy multi-vendor, multi-foundry design methodology platforms, lead hierarchical SoC implementation strategies, and drive low-power chiplet products. You will own the R2G (RTL-to-GDSII) system architecture spanning Intel, TSMC, Samsung, and GlobalFoundries nodes — enabling scalable, high-quality tapeouts across diverse product classes.
Salary insight
This posting doesn't disclose pay. Across 6,270 San Francisco jobs with disclosed salaries on ForgeApply, the median is $203k.
Based on live postings with disclosed pay on ForgeApply; refreshed daily. Not an estimate of this employer's offer.
Ready to apply to Eliyan?
Apply in about a minuteSimilar jobs
- PD - IP Lead – Sr Staff, Physical Design — Eliyan · Bay Area
- Senior Staff Design Verification Engineer — D-matrix · Remote
- DV - Director of Design Verification — Eliyan · Bay Area
- Sr. Staff Engineer - Digital Design Verification — Ambiqmicroinc · Austin, Texas, United States
- DV - Digital Verification Engineer (Senior levels - Staff +) — Eliyan · Vancouver, BC OR Bay Area, CA
- Senior/Staff Physical Design Engineer — Asteralabs · San Jose, CA
- Senior / Staff Program Manager, Verification and Validation Operations — Zoox · Foster City, CA
- Sr. Staff Engineer, Timing Methodology & Signoff — Ambiqmicroinc · Austin, Texas, United States
More like this: More jobs at Eliyan · Browse all jobs