ForgeApply · Job listing
Intel Process Integration Engineer - (FE)
Intel
Tailor your resume for this Intel job in about a minute.
ForgeApply tailors your resume and cover letter to this exact posting, then hands you a ready-to-submit application for Intel's site. Free trial, no card required.
About this role
Job Details:
Job Description: Join Intel and build a better tomorrow.
What we do: The Intel Foundry MDCE and Logic Technology development (LTD) organizations delivers process technology innovation to drive Intel's product roadmap. What we offer: • We give you opportunities to transform technology and create a better future by delivering products that touch the lives of every person on earth. • As a global leader in innovation and new technology, we foster a collaborative, supportive, and exciting environment where the brightest minds in the world come together to achieve exceptional results. • We offer a competitive salary and financial benefits such as bonuses, life and disability insurance, opportunities to buy Intel stock at a discounted rate, and Intel stock awards (eligibility at the discretion of Intel Corporation). • We provide benefits that promote a healthy, enjoyable life: excellent medical plans, wellness programs, and amenities, time off, recreational activities, discounts on various products and services, and many more creative perks that make Intel a Great Place to Work. • We give you opportunities to transform technology and create a better future by delivering products that touch the lives of every person on earth. Benefits: We provide benefits that promote a healthy, enjoyable life: excellent medical plans, wellness programs, and amenities, time off, recreational activities, discounts on various products and services, and many more creative rewards that make Intel a Great Place to Work Find more information about our amazing benefits here.
The ideal candidate should exhibit behavioral traits that indicate:
Job Responsibilities include but are not limited to: 1. Process Flow Development • Develop and define integrated front end process flows for new technology nodes. • Coordinate across lithography, etch, deposition, diffusion, wet clean, CMP, and metrology teams. • Establish process windows and integration schemes. 2. Yield and Defect Reduction • Analyze yield loss and parametric failures. • Perform root cause analysis using statistical tools (SPC, DOE, FMEA). • Drive corrective actions to improve yield and cycle time. 3. Device Performance Optimization • Ensure electrical parameters meet design targets. • Work closely with device engineers to tune process conditions. • Optimize critical dimensions (CD), overlay, and film thickness. 4. Process Control and Monitoring • Implement control plans and process monitoring strategies. • Use statistical tools such as: Cpk / Ppk, Control charts, Capability analysis 5. Technology Transfer • Support ramp from RnD to high-volume manufacturing (HVM). • Document process specifications and standard operating procedures (SOPs). 6. Cross-Functional Collaboration/Work with • Device Engineering • Equipment Engineering/Module Engineering • Yield Engineering • Reliability Teams • Design Teams
Qualifications: Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.
Minimum Qualifications: •Candidate must possess a PhD degree in one of these fields: Electrical Engineering, Physics, Applied Physics, Optics, Material Science, Chemical Engineering, Mechanical Engineering, or related discipline.
•Candidate must possess at least one of the following: 6+ months experience on one or more of the following areas: o Semiconductor device fabrication or nanotechnology. o Electrical characterization of transistors or other semiconductor devices. o Clean room process development.
Preferred Qualifications: • JMP, MATLAB, Scripting languages (1.e. Python, JSL, TCL), or programming languages (1.e. SQL, C/C++). • Strong understanding of Device physics (CMOS, FinFET, GAA, etc) • Hand on experience in VLSI device fabrication and testing in the lab. • Knowledge of basic VLSI fabrication instruments (1.e. mechanism of dry etcher, ALD (atomic layer deposition), PE CVD, metallization, etc.) • Understanding statistical process control and charting methodology data flow and integrity. Strong data analysis and presentation acumen. • Integrated process knowledge, including strong design of experiments and model-based problem-solving skills for complex problems, excursions, and defects. • Knowledge of automation and defect classification systems in a fab environment. • Strong stakeholder management and influencing skills. Experience in coordination with other departments, co-workers, etc.
Interview Tips here. By applying to this posting your resume and profile will become visible to Intel Recruiters and will allow them to consider you for current and future job openings aligned with the skills and positions mentioned above.
Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.
Benefits at Intel Our total rewards package goes above and beyond just a paycheck. Whether you're looking to build your career, improve your health, or protect your wealth, we offer generous benefits to help you achieve your goals. Go to Intel Benefits | Intel Careers for details of benefits available to you. Intel reserves the right to modify, change or discontinue benefit plans at any time in its sole discretion.
Job Type: Experienced Hire
Shift: Shift 1 (United States of America)
Primary Location: US, Oregon, Hillsboro
Additional Locations: US, Arizona, Phoenix
Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of T
Salary insight
The midpoint of this range ($151k) is about 20% above the median disclosed salary for Phoenix roles listed on ForgeApply ($127k across 194 jobs).
Based on live postings with disclosed pay on ForgeApply; refreshed daily. Not an estimate of this employer's offer.
Tailor your resume for this Intel role before you apply.
Tailor my resume for this jobSimilar jobs
- Intel Foundry Process Development Engineer — Intel · Hillsboro, Oregon, United States
- Hardware Integration Engineer — Base-power · Austin, TX
- Hardware Integration Engineer — Archer56 · San Jose, California, United States
- Manager, Test and Evaluation Engineering - Intel Systems — Andurilindustries · Reston, Virginia, United States
- Hardware Engineering Intern — Base-power · Austin, TX
- Hardware Engineer - Process & Quality — Sambanovasystems · San Jose, California, United States
- Hardware Development Engineer I — Relativity · Long Beach, California
- Hardware Integration Test Engineer — Astranis · San Francisco, CA
More like this: More jobs at Intel · Browse all jobs
Free ATS checker · How to Tailor Your Resume to a Job Description (Step by Step)