DRAM Memory Design Engineer - Principal | MTS | SMTS

About this role

Our vision is to transform how the world uses information to enrich life for all . Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

We are shaping the memory technologies that power today's most advanced computing platforms, from AI accelerators to mobile and client devices. Our DRAM Engineering team brings together skilled engineers across the globe to solve complex technical challenges, drive innovation, and deliver high-performance memory solutions. If you enjoy tackling difficult problems and turning ideas into products, you'll find exciting opportunities to make an impact here.

As a Semiconductor Design Engineer (Principal / Member of Technical Staff / Senior Member of Technical Staff), you will play a key role in designing and optimizing next-generation DRAM products. You will work closely with global design, verification, and multi-functional teams to develop innovative circuit solutions that balance performance, power, quality, reliability, and cost. This role also offers the opportunity to influence technical direction, mentor engineers, and help advance future memory technologies.

Responsibilities: • Design and optimize digital and analog circuits for next-generation DRAM products, including memory arrays, control logic, datapaths, address decoding, and I/O circuitry. • Lead circuit development, simulation, verification, and silicon validation to achieve performance, power, area, and quality targets. • Drive floor-planning, layout optimization, parasitic analysis, and tape-out activities. • Advance AI-assisted design, automation, and design-space exploration through collaboration with internal and external partners. • Provide technical leadership through innovation, multi-functional collaboration, and mentorship of other engineers.

Minimum Qualifications: • Bachelor's degree in Electrical Engineering or related field, plus MSEE with 10+ years, BSEE with 12+ years, or equivalent relevant semiconductor design experience; SMTS candidates typically have 15+ years of experience with demonstrated technical leadership. • Extensive knowledge of CMOS circuit design, device physics, state machine logic, and design verification methodologies. • Experience with Verilog modeling, simulation tools, and power delivery network (PDN) analysis. • Proficiency in scripting languages such as Python, Tcl, or Perl. • Strong analytical, problem-solving, communication, and multi-functional collaboration skills.

Preferred Qualifications: • Master's degree or PhD in Electrical Engineering or a related field. • Experience with DDR5, LPDDR5/LPDDR6, GDDR6/7, or HBM3/HBM4 memory technologies. • Experience with FINESIM, HSPICE, or similar schematic entry and simulation tools. • Experience leading complex circuit design projects and mentoring engineers. • Exposure to AI/ML-assisted design flows, agentic AI, or advanced design automation frameworks.

Work location: Boise, ID, Main Site. Schedule is 5 days onsite. Relocation support may be available.

As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future.  We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget.  Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave.  Additionally, Micron benefits include a robust paid time-off program and paid holidays.   For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits .

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

To learn about your right to work click here.

To learn more about Micron, please visit micron.com/careers

For US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron’s People Organization at  hrsupport_na@micron.com or 1-800-336-8918 (select option #3)

Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.

Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.

AI alert : Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.   

Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.

Similar jobs

• Principal, MTS, DRAM Systems Architect — Micron · Boise, ID - Main Site
• CPU Memory Design Engineer — Intel · Phoenix, Arizona, United States | Santa Clara, California, United States | Hillsboro, Oregon, United States
• CPU Memory Design Engineer — Intel · Austin, Texas, United States | Hillsboro, Oregon, United States | Folsom, California, United States
• Principal, SMTS, DRAM Systems Architect — Micron · Boise, ID - Main Site
• MTS Lead DRAM Device Engineer — Micron · Boise, ID - ID1
• MTS, AI Optimized Memory Digital Design Engineer — Micron · Folsom, CA | Richardson, TX
• Principal Memory Design Engineer, HBM — Micron · Richardson, TX
• Senior Principal Technologist – Memory — Asteralabs · San Jose, California, United States