ForgeApply · Job listing
ASIC/FPGA Design and Verification Engineer – Space Electronics – (Senior or Principal) - MTV
Boeing
See all 415 open roles at Boeing →
Tailor your resume for this Boeing job in about a minute.
ForgeApply tailors your resume and cover letter to this exact posting, then hands you a ready-to-submit application for Boeing's site. Free trial, no card required.
About this role
ASIC/FPGA Design and Verification Engineer – Space Electronics – (Senior or Principal) - MTV
Company: The Boeing Company
Boeing Space, Intelligence & Weapons Systems has an exciting opportunity for multiple ASIC/FPGA Design and Verification Engineers (Senior or Principal) to join us as part of our Boeing Electronic Products team at the heart of Boeing’s products; ASICs and FPGAs in Mountain View, CA.
From complex digitally beamformed phased arrays for constellation satellite programs to computing and networking equipment for commercial airplanes, the Boeing Electronic Products group develops ASICs and FPGAs that are at the heart of Boeing’s products.
We leverage leading-edge technology and work with world-class partners to provide some of the most complex SoCs in the world. We develop robust, high-performance custom processors using the latest ARM IP to enable high-integrity, low SWAP-C flight computers. And we're applying the latest digital IC design processes with industry-best tools to enable applications that cut across every domain at Boeing. Our diverse development portfolio provides opportunities to learn with exposure to the breadth of the Boeing product line – approximately half our design work is within the Space & Launch business unit, and half is from other parts of Boeing (AvionX; Missiles & Weapons; Strike, Surveillance and Mobility; and Autonomous Systems).
As an ASIC/FPGA Engineer on the Boeing Electronic Products team you will develop state-of-the-art digital ICs/SoCs to support the most critical programs across the enterprise. This is a unique time where we’re hiring design and verification engineers at every level as we’re only limited by our bandwidth for new projects. We collaborate with other electronics groups across the company and around the world and support ASIC/FPGA design and verification for electronics that we build in El Segundo or for units designed at other sites.
Specific responsibilities include: - Conduct unit-level testing, verification, and validation of embedded software and firmware, utilizing debugging tools like oscilloscopes and logic analyzers to identify and resolve issues. - Create and maintain technical documentation, including requirements documents, design specifications, test plans, and interface control documents. - Support the integration of software and hardware components, from initial hardware bring-up to final system validation. - Analyze and enhance the efficiency, stability, scalability, and performance of system resources, often within the constraints of low power or memory.
Position Responsibilities: • Lead FPGA/ASIC designs, including multi-FPGA/ASIC programs and teams with design and verification engineers, and manage team execution to meet program milestones
• Collaborate with customers, system engineers, and hardware engineers to drive requirements capture and architect digital logic functions to meet mission/customer needs
• Explore trade-space of potential ASIC/FPGA technologies and determine the optimal parts, weighing Schedule, Cost, Risk, Area, Power (SCRAP) vs. performance
• Implement FPGA/ASIC with latest design practices and tools from block-level micro-architecture, through HDL coding, and physical design realization (through gate-level netlists for ASIC designs)
• Integrate DSP IP from Boeing’s algorithm team and third-party IP as needed
• Perform static timing analysis, LEC, CDC, linting, and other necessary checks to ensure the design is completed on schedule
• Develop Functional Coverage Models and perform Code Coverage to verify designs in simulation
• Create self-checking and reusable test benches from scratch, applying Object Oriented Programming concepts such as Inheritance and Polymorphism, and leverage UVM to create drivers, monitors, predictors, and scoreboards
• Drive FPGA-based prototyping and validation depending on program and system requirements and complexity
• Validate design through hardware integration test with special test equipment, test-beds, and higher-level systems as needed
• Train and mentor less senior engineers across the department and help build effective project teams
This position is expected to be 100% onsite. The selected candidate will be required to work onsite at the listed location.
Basic Qualifications (Required Skills/Experience): • This position requires the ability to obtain a US Security Clearance for which the US Government requires US Citizenship as a condition of employment . An interim and/or final U.S. Secret Clearance Post-Start is required.
• Bachelor of Science degree in Engineering (with a focus in Electrical, Mechanical or Aeronautical), Computer Science, Data Science, Mathematics, Physics, Chemistry or non-US equivalent qualifications directly related to the work statement
• 10+ years of ASIC/FPGA design or verification experience
• Experience with ASIC/FPGA architectural definition, and detailed design implementation and functional verification using SystemVerilog with delivery/release of production designs
• Professional experience with hardware-based integration and test of ASIC/FPGA designs
Preferred Qualifications (Desired Skills/Experience): • Principal, Level 6: 20+ years of related work experience or an equivalent combination of education and experience
• Master's Degree in EE, Computer Engineering/Science, or related field, or equivalent experience
• Proven record of leading ASIC/FPGA design and/or verification teams, including tracking and reporting progress to stakeholders
• Experience with hardware emulators, especially Palladium
• Proficiency with hardware verification languages: System Verilog, System Verilog Assertions
• Ability to executable test plans
• Proficiency with Object Oriented Programming Concepts: Inheritance, Polymorphism, etc.
• Ability to create self-checking and reusable testbenches from scratch
• Experience developing Functional Coverage Models and Clos
Salary insight
The midpoint of this range ($194k) is right around the median disclosed salary for San Francisco roles listed on ForgeApply ($200k across 8,589 jobs).
Based on live postings with disclosed pay on ForgeApply; refreshed daily. Not an estimate of this employer's offer.
Tailor your resume for this Boeing role before you apply.
Tailor my resume for this jobSimilar jobs
- ASIC/FPGA Design and Verification Engineer – Space Electronics - MTV (Associate, Experienced, or Lead) — Boeing · USA - Mountain View, CA
- Entry Level ASIC/FPGA Verification Engineer – Space Electronics - MTV — Boeing · USA - Mountain View, CA
- ASIC/FPGA Design and Verification Engineer - (Lead, Senior, or Principal) — Boeing · USA - Albuquerque, NM
- ASIC / FPGA Design Verification Engineer – (Lead or Senior) — Boeing · USA - El Segundo, CA | USA - Huntington Beach, CA
- ASIC / FPGA Design Verification Engineer - (Associate or Experienced) — Boeing · USA - El Segundo, CA | USA - Huntington Beach, CA
- ASIC / FPGA Digital Design Engineer – (Lead or Senior) — Boeing · USA - El Segundo, CA | USA - Huntington Beach, CA
- Mid-Level Verification Engineering Manager (ASIC & FPGA) — Boeing · USA - Albuquerque, NM
- ASIC Design Verification Engineer, Technical Leader — Cisco · San Jose, California, United States
Free ATS checker · How to Tailor Your Resume to a Job Description (Step by Step)