ASIC Design Verification Engineering Leader

About this role

The application window is expected to close on: 10/20/2026 Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received .

Meet the Team:

Come join us and take part in shaping Cisco’s revolutionary solutions for data centers by designing some of the most complex chips being developed in the industry with the opportunity to get full exposure to all aspects of the systems and applications we build (Silicon, Hardware, Software, telemetry, security, etc). Our group offers a unique combination of a startup culture with the benefits of working for the leading networking company in the world!

Your Impact:

As an ASIC Design Verification Leader, you will play a pivotal role in driving Cisco’s next generation of revolutionary data center solutions. By architecting and building cutting-edge DV infrastructure from scratch across block, cluster, and top-level environments, you will ensure maximum functional coverage and elite quality for highly complex silicon. You will collaborate closely across design, emulation, and software teams—debugging critical firmware issues and taking charge during hands-on ASIC bring-up. Ultimately, your technical leadership will guarantee seamless integration and optimal performance for the hardware platforms powering tomorrow's cloud infrastructure.

Minimum Qualifications: • Typically: Bachelors + 12 years of related experience, or Masters + 8 years of related experience, or PhD + 5 years of related experience

• Prior experience with Verilog, SystemVerilog, and UVM within the last 2-3 years.

• Prior experience with scripting languages (i.e Perl or Python) 

• Prior experience with ASIC design and verification processes, debugging, methodology, and tools.

• Prior experience in verifying blocks/clusters or full chip level for ASIC.

Preferred Qualifications: • Experience with Linux, C/C++, and/or Python/Perl.

• Experience with Veloce/Palladium/Zebu/HAPS is a plus

• Post-silicon lab bring-up experience.

• Strong domain experience on one or more protocols – PCIe, Ethernet, RDMA, TCP, Fiber Channel (FC)

• Experience with Formal verification (iev/vc formal/Jasper Gold)

• Experience with AI agents (i.e Cursor, Codex, CoPilot, etc…)

• Lead verification for a complete SOC or ASIC is a plus

• Experience with Forwarding logic/Parsers/P4 is a plus

Why Cisco?  At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint. Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.  We are Cisco, and our power starts with you. 

Message to applicants applying to work in the U.S. and/or Canada:

The starting salary range posted for this position is $214,100.00 to $309,800.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits. Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.

U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks.  Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.

U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies: • 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees

• 1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco

• Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees

• Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)

• 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next

• Additional paid time away may be requested to deal with critical or emergency issues for family members

• Optional 10 paid days per full calendar year to volunteer

For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.

Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows: • .75% of incentive target for each 1% of revenue attainment up to 50% of quota;

• 1.5% of incentive target for each 1% of attainment between 50% and 75%;

• 1% of incentive target for each 1% of

Similar jobs

• ASIC Design Verification Technical Leader — Cisco · Carlsbad, California, United States | Allentown, Pennsylvania, United States
• ASIC Design Verification Engineer — Waymo · Mountain View, CA, USA
• ASIC Design Verification Engineer — Cisco · San Jose, California, United States
• IC Design Verification Engineer — Lumilens · San Jose
• Senior Design Verification Engineer — Altera · San Jose, California, United States
• Senior Design Verification Engineer — Analog Devices · TX, Dallas, Tollway
• Senior Design Verification Engineer — Hewlett Packard Enterprise · Sunnyvale, California, United States
• ASIC Design and Verification Engineer - AI — Analog Devices · Wilmington, MA | Durham, NC