Analog/Mixed Signal IC Component Engineer

About this role

The application window is expected to close on: 08/14/2026 Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received .

The Component Quality and Technology (CQT) organization is seeking a detail-oriented and proactive Component Engineer (CE) to manage custom analog/mixed signal semiconductor ICs for our coherent and client optics products. This role focuses on the technical lifecycle management and foundry-level engagement of semiconductor components critical to our high-performance optical networking products. You will work closely with design, supply chain, and quality teams to maintain the integrity of our hardware components.   What you’ll Do

• Drive the technical lifecycle management and foundry engagement for custom analog/mixed signal semiconductor components • Influence foundry interactions, applying expertise in semiconductor manufacturing technologies to ensure process alignment and quality compliance. • Apply technical knowledge of analog/mixed signal ICs to validate component performance and quality. • Facilitate cross-functional collaboration between design, supply chain, and external foundry partners • Proactively manage Product Change Notifications (PCNs) and End-of-Life (EOL) events to prevent supply chain disruption.

Who You’ll Work With You will join a multifaceted supply chain engineering team, working in close partnership with internal design and Quality teams as well as external foundry partners

  Minimum Qualifications

• BS/MS in Electrical Engineering, Electronics or related field • 3+ years of experience in semiconductor manufacturing, component engineering, or hardware engineering • Strong understanding of semiconductor foundry technologies; experience working directly with foundry partners is highly preferred. • Working knowledge of analog/mixed signal ICs used in high-speed optical transceivers

  Preferred Qualifications:

• Experience with analog/mixed‑signal CMOS technology nodes commonly used for high‑speed, low‑power, and RF designs (e.g., 65 nm, 45 nm, 28 nm, 22FD‑SOI).” • Familiarity with JEDEC reliability standards and industry best practices • Proficiency in data analysis, with familiarity in ML/AI methods • Ability to translate complex technical requirements into actionable strategies across diverse, cross-functional teams.

Why Cisco?  At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint. Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.  We are Cisco, and our power starts with you. 

Message to applicants applying to work in the U.S. and/or Canada:

The starting salary range posted for this position is $143,100.00 to $185,900.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits. Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.

U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks.  Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.

U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies: • 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees

• 1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco

• Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees

• Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)

• 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next

• Additional paid time away may be requested to deal with critical or emergency issues for family members

• Optional 10 paid days per full calendar year to volunteer

For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.

Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows: • .75% of incentive target for each 1% of revenue attainment up to 50% of quota;

• 1.5% of incentive target for each 1% of attainment between 50% and 75%;

• 1% of incentive target for each 1% of

Similar jobs

• Analog and Mixed-Signal IC Design Engineer Intern — Neuralink · South San Francisco, California, United States
• Analog Circuit Design Engineer — Intel · Santa Clara, California, United States | Folsom, California, United States | Hillsboro, Oregon, United States
• Analog Circuit Design Engineer — Altera · San Jose, California, United States
• Principal Analog Mixed-Signal Design Engineer — Asteralabs · San Jose, California, United States
• Principal Analog Mixed-Signal Design Engineer — Marvell · San Diego, CA
• Principal Analog/Mixed-Signal ASIC Engineer — Taaraconnect · Remote
• Senior Analog / Mixed-Signal IC Design Engineer — Psiquantum · Palo Alto, California, United States
• Analog/Mixed Signal Architect — Lightmatter · Boston, MA; Mountain View, CA